

Find what: poly

Find Next

Area

Direction

Match word

Look in

☐ Match case☐ All☐ Up☐ Whole☐ Left☐ Grid

Close

☐ Sel/Cur☐ Down☐ Part☐ Right☐ Documents

Help

substantially the same structure, however, the gate insulation film just under the selective gate electrode 18a is formed thicker than the memory transistor area. Further, the selective gate electrode 18a is connected to the second gate electrode 16b of the floating gate electrode 16 which is consecutively formed in pattern without being isolated in the direction of the word line, in a proper position excluding a sectional position in FIG. 4B.

(9) In this embodiment, as shown in the section in FIG. 4A, an upper edge corner A of the element isolation insulation film 14 is recessed by isotropic etching, and terminates at a side surface of the first gate electrode 16a of the floating gate electrode 16.

(10) That is, a position of the surface coming into contact with the floating gate electrode 16 at the corner A is lower than an upper surface of the first gate electrode 16a but higher than an interface with the gate insulation film 15. Further, in an area disposed away from the corner A, the surface position of the element isolation insulation film 14 is higher than that of the first gate electrode 16a.

(11) Next, a process of manufacturing the NAND type memory array described above, will be specifically explained. FIGS. 5A-5H show the manufacturing process thereof of the section in FIG. 4A.

(12) As shown in FIG. 5A, a gate insulation film 15 is formed on a silicon substrate 11, and a first gate electrode 16a which will serve as a floating gate electrode is deposited on the gate insulation film 15. Then a silicon nitride layer 31 serving as a stopper mask material when in a CMP process of the element isolation insulation film, is further deposited on the first gate electrode 16a. In this embodiment, the gate insulation film 15 is defined as a tunnel oxide layer formed by thermal oxidation. Furthermore, the gate electrode 16a is an amorphous silicon layer or a polycrystalline silicon layer.

(13) A resist pattern 32, of which an opening is formed in the element

U.S. Patent

Apr. 24, 2001

Sheet 5 of 13

US 6,222,225 B1




FIG. 5A




FIG. 5B




FIG. 5C

6016
see 33-43
Polish -
etch 98-57

United States Patent
Nakamura et al.

(36) Patent No.: **US 6,222,225 B1**
(45) Date of Patent: **Apr. 24, 2001**

SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

(75) Inventors: Takuya Nakamura, Katsuyasu Kato, Naoki Kato, Hiroshi Iwata, both of Yokohama; Kazuhito Naito, Yukiaki Saito, both of Atsugi; Yusaku Arai, Tetsuo Kato, all of (JP)

(73) Assignee: Kabushiki Kaisha Toshiba, Kawasaki, JP

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(12) Appl. No.: 09/408,888

(13) Filed: Sep. 27, 1999

(10) Foreign Application Priority Data

Sep. 28, 1998 (JP) 10-376128
Sep. 9, 1999 (JP) 10-352181

(21) Int. Cl. H01L 29/78

(22) U.S. Cl. 395/318; 257/374; 257/304; 257/350


(23) Field of Search: 438/290, 297, 438/454, 438/257/374, 257/304, 257/350, 301, 302, 310, 314, 321, 315, 321

(40) References Cited

U.S. PATENT DOCUMENTS

6,058,802 * 12/99 Yoo et al. 436/241

9 Claims, 13 Drawing Sheets



U.S. Patent

Apr. 24, 2001

Sheet 7 of 13

US 6,222,225 B1




FIG. 5G




FIG. 5H

of the cell. The voltage on the control gate is capacitively coupled to the floating gate, so a potential difference appears between the floating gate and the source, drain or channel region. This potential difference is used to change the charge on the floating gate.

(4) In order to reduce the potential difference that has to be provided between the control gate and the source, drain or channel region, it is desirable to increase the capacitance between the control and floating gates relative to the capacitance between the floating gate and the source, drain or channel region. More particularly, it is desirable to increase the "gate coupling ratio" GCR defined as $CCG/(CCG+CSDC)$ where CCG is the capacitance between the control and floating gates and CSDC is the capacitance between the floating gate and the source, drain or channel region. One method for increasing this ratio is to form spacers on the floating gate. See U.S. Pat. No. 6,200,856 issued Mar. 13, 2001 to Chen, entitled "Method of Fabricating Self-Aligned Stacked Gate Flash Memory Cell", incorporated herein by reference. In that patent, the memory is fabricated as follows. Silicon substrate 104

(FIG. 1) is oxidized to form a pad oxide layer 110. Silicon nitride 120 is formed on oxide 110 and patterned to define isolation trenches 130. Oxide 110 and substrate 104 are etched, and the trenches are formed. Dielectric 210 (FIG. 2), for example, borophosphosilicate glass, is deposited over the structure to fill the trenches, and is planarized by chemical mechanical polishing (CMP). The top surface of dielectric 210 becomes even with the top surface of nitride 120. Then nitride 120 is removed (FIG. 3). Oxide 110 is also removed, and gate oxide 310 is thermally grown on substrate 104 between the isolation trenches. Doped polysilicon layer 410.1 (FIG. 4) is deposited over the structure to fill the recessed areas between the isolation regions 210. Layer 410.1 is polished by chemical mechanical polishing so that the top surface of layer 410.1 becomes even with the top surface of dielectric 210.

(5) Dielectric 210 is etched to partially expose the "edges" of polysilicon layer 410.1 (FIG. 5). Then doped polysilicon 410.2 (FIG. 6) is deposited and etched anisotropically to form spacers on the edges of polysilicon 410.1. Layers 410.1, 410.2 provide the floating gates.

(6) As shown in FIG. 7, dielectric 710 (oxide/nitride/oxide) is formed on polysilicon 410.1, 410.2. Doped polysilicon layer 720 is deposited on

Ding

U.S. Patent

Jun. 1, 2004

Sheet 5 of 7

US 6,743,675 B2




FIG. 13




FIG. 14




FIG. 15

Col 1, L35-55
Col 3 L30-40